I. INTRODUCTION

D
ESPITE the continuous demand for reducing the supply voltage and the power consumption of integrated circuits (IC) [1] , [2] , there are some applications that still require high-voltage operation, such as MEMS devices, EEPROM programmers [3] - [8] , power switches [9] , and LCD and line drivers [10] . To meet the high-voltage requirement, capacitive charge pumps (CPs) are used in light-load applications, whereas step-up dc-dc converters are used in heavy-load applications [11] - [17] . Most of CP topologies in the literature [2] , [18] - [20] are based on the Dickson CP [21] , which is shown in Fig. 1 , where the output voltage is given by (1) where N is the number of stages, V IN is the input voltage, and V ti and V to are the threshold voltages of the ith stage (where i = 1, 2, . . . , N) and the output stage, respectively. This architecture suffers from the continuous increase in the threshold The threshold voltage drop in each stage of the CP limits the use of the Dickson CP in practice. Several solutions were suggested in the literature to solve this problem. The topology used in [3] employs a bootstrap circuit to obtain the high voltage required to turn ON the charge transfer switches in the triode region and hence avoid the threshold voltage drop. The series-parallel topology was originally suggested in [22] for discrete implementation. IC implementation of this topology is limited due to its higher power losses as a result of the high-voltage swing on parasitic capacitance values [20] . More complex clocking schemes are also used to eliminate the body effect. In [18] and [23] , a double-branch pumping architecture is used with a six-phase clocking scheme. A combination of both forward and backward control schemes is used in [24] .
High-voltage CPs are usually implemented using special high-voltage technologies as in [9] and [25] - [27] while [28] used a high-voltage clock generator to build a CP with an output voltage that is linear with the number of stages. In addition, [29] used a high-voltage CMOS/DMOS process to achieve highdensity and high-output-voltage CPs, and finally, [30] used a double charge-pumping circuit with a four-phase clocking scheme. A standard CMOS process was used in the CP proposed in [31] and [32] , but the output voltage is limited to only 18 and 8.8 V, respectively. A high-current CP is presented in [27] , which generates a 9-V output using high-voltage CMOS technology.
In this paper, a variable-output high-voltage CP has been designed and simulated using a 0.6-μm CMOS process and particular attention has been dedicated for MEMS gyroscope 0278-0046/$31.00 © 2012 IEEE applications. In contrary to previous published designs, this design does not utilize any high-voltage capacitors in the CP core [25] , [26] , [29] , [30] , [33] . Instead, a special clocking scheme is used, in which each stage takes the input clocks from the previous stage and generates the output clocks with a dc offset. As a result, the maximum voltage across the pumping capacitors is only V IN for all stages. A two-port model of the proposed CP has been derived, and power efficiency has been obtained in terms of the parasitic capacitors and number of stages.
This paper is organized as follows. Section II shows the CP architecture and principle of operation. Section III presents the CP analysis and the two-port model. Finally, simulation results are presented in Section V.
II. PROPOSED CP
The circuit architecture of the basic high-voltage all-pMOS series-capacitor CP (SCCP) using low-voltage capacitors is shown in Fig. 2 . The circuits are based on the Cockcroft-Walton (CW) voltage multiplier [22] . The well-known problem of sensitivity of the CW voltage multiplier to parasitic capacitance values of the pumping capacitors has limited its use in ICs. Such a problem is addressed in Section III, and a proposed solution is presented in Section IV. Note that the gate voltage waveforms of pMOS transistors M iA and M iB are expressed in terms of V SL and V SH . The output of each stage is used as the pumping clock for the next stage. The operation of the proposed CP can be described, assuming zero load current and no parasitic capacitance values, as follows: When CLK = 0 and CLK b = V IN , transistors M 1A and M 1B turn OFF and ON, respectively. Then, V 1OP = V IN − δ, where δ is the voltage drop across the pMOS switch M 1B . The value of δ depends on the region of operation of the pMOS switch when it is turned ON. A necessary condition for zero voltage drop (δ = 0) at zero load current is to force the pMOS transistor to operate in the ohmic region, then
On the other hand, to make sure that M 1A is turned OFF, then
Note that the required voltage swing at the gates of the pMOS transistors to obtain δ = 0 is larger than V IN 
The main advantage of the proposed architecture is that the voltage drop across any pumping capacitor does not exceed V IN − δ. Hence, integrated low-voltage capacitors can be used. However, the output capacitor, which is used to smoothen the output voltage if needed, still sees the full output voltage. This is not an issue since this output is typically connected to a pin (to be connected to the gyroscope tuning terminal) where a small off-chip capacitor can be used. In MEMS gyroscopes, polarization voltages are used to tune the resonance frequencies of the drive and/or sense modes for matching purposes [34] . Moreover, it is desired to program the polarization voltage over a large operation range from a few volts up to 40 V or higher [35] .
Depending on how the gate voltages of pMOS transistors M iA and M iB are generated, two CP circuit architectures are proposed in the following sections.
A. SCCP With Diode-Connected Switches
In the SCCP with diode-connected switches (SCCP-DCS), the gate voltages of M iA and M iB are connected to the output voltages, i.e., V iON and V iOP , of the ith stage, respectively. This diode connection results in violating condition (2) , which gives rise to a voltage loss δ = V T in each stage, except for the last one. Condition (3), however, is still met since V SH = 2V IN − V T . Despite the voltage loss, the circuits offer no more complexity (no extra transistors) other than what is shown in Fig. 2 . 
B. SCCP With Ohmic Switches
In order to obtain a zero open-circuit voltage drop (δ = 0) in each stage, the voltage swing at the gates of the pMOS transistors must be set higher than V IN . To do this, a clock level shifting circuit comprised by M 1E , M 1F , M 1G , and M 1H is used in the first stage to generate differential clocks with 0 to 2V IN swing. This high-swing clock is used to drive the pMOS switches of the first stage. It is also used to drive the level shifting circuits of the second stage comprised by transistors M 2E and M 2F and capacitors C 2C and C 2D . The second-stage level shifter generates differential output clocks with V IN to 3V IN swing, which are suitable for driving the second-stage CP and the third-stage level shifters, and so on. These clock levels can be translated to V SL = 0 and V SH = 2V IN , which satisfy conditions (2) and (3), respectively. The voltage across the clock level shifting capacitors C iC and C iD is limited to V IN , and low-voltage capacitors can be utilized.
The use of normal nMOS transistors in the Dickson CP forces the bulk terminals of the different transistors to be connected to the ground. As a result, the body effect causes the threshold voltage of the nMOS transistor to increase from stage to stage. At some point, when V tN becomes higher than V IN , the output voltage starts decreasing as N increases, and this point represents the maximum attainable output voltage for this specific circuit architecture. With the latter in mind, pMOS transistors were utilized as the switching pair because the bulk of each transistor can be connected separately. However, the bulk of the pMOS transistor cannot be connected directly to the source because the source voltage is higher than the drain voltage in one clock phase and lower in the other. This problem has been solved in our proposed N -stage CP shown in Fig. 3 Using such a technique, the maximum voltage across any transistor is 2V IN , whereas the maximum pMOS body voltage occurs in the N th stage and is equal to V OUT . However, this is not an issue since the breakdown voltage of n-well to p-substrate in CMOS technology we used is 70 V. The n-well and the maximum voltage across any capacitor (except for C OUT ) are V IN , regardless of the number of stages. The output voltage for N -stage CP, ignoring parasitic capacitors, can be expressed as
By limiting the maximum voltage across pumping capacitors C iA and C iB , we allow using low-voltage and high-density capacitors. Hence, we minimize the overall CP area, which is dominated by these capacitors. However, the output capacitor, i.e., C OUT , still sees the entire output voltage, and thus, a highvoltage capacitor must be used. Since the CP output is usually connected to a pin (to be connected to a MEMS gyroscope), an external capacitor can be used for C OUT . 
III. CP ANALYSIS
So far, we have ignored the parasitic capacitance of the pumping capacitors and the switching transistors. Such parasitic capacitance values cause power loss and hence reduction in the output voltage [36] . To obtain a linearized model of the proposed CP, we will find expressions for the open-circuit output voltage and output impedance. In this analysis, we assume that the switch turns ON in the ohmic region [e.g., as in the SCCP with ohmic switches (SCCP-OS)] with a resistance R S , which is negligible compared to the pumping capacitors' impedance at the switching frequency. In other words, we use the following assumption:
The connections of the pumping capacitors in the two phases φ 1 (CLK = V DD ) and φ 2 (CLK = 0) are shown in Fig. 4 . To take the effect of parasitic capacitors into account, each pumping capacitor is modeled as floating capacitance C and grounded parasitic capacitance C S = αC, which represents the parasitic capacitor from the bottom plate to ground, where α is the ratio between the bottom-plate parasitic capacitance and the floating capacitance. From the connections in Fig. 4(a) , we can write the following equations:
where v
iB are the voltages at the end of phase φ 1 across capacitors C iA and C iB , respectively. By considering charge conservation when switching from φ 2 to φ 1 , we can write
where equations v
iA (for i = 1,  2, . . . , N) are used from the problem symmetry. Equation (8) is not valid for i = N − 1 and i = N . The missing equations are
where it is assumed that the clock has 50% duty cycle. Equations (6)- (10) can be written in the following matrix form:
where 
The solution of the above matrix equations is expressed as
where I is the N × N unity matrix. The output voltage of the CP at the end of φ 1 is expressed as
where
. From the problem symmetry, this is the same as the output voltage at the end of φ 2 (i.e., V the slow-switching-limit (SSL) output resistance [37] R OUT are obtained from (13) as
The open-circuit voltage gain A V is plotted in Fig. 5 The normalized SSL output resistance, i.e., R OUT n = 2f clk CR OUT , is plotted in Fig. 6 . It is noted that R OUT decreases with α and increases with N . The reader should not be misled by this dependence to conclude that the output voltage would increase for a given load current if we have more parasitics. What happens is that, for a given load current and as α increases, the open-circuit voltage decreases and the output resistance decreases. The net result is a decrease in the actual output voltage. This is verified by plotting the output voltage for I OUT = 1 μA, C = 100 pF, and V IN = 5 V, as shown in Fig. 6 .
To complete the two-port model of the CP, we need to find an expression of input current I IN . From Fig. 4 , this current can be expressed as where
. Now, by substituting from (11) and (13) into (17), we obtain the following expression:
The power conversion efficiency can be expressed as
The power efficiency is plotted versus the load current for N = 10 in Fig. 7 . As a sanity check, the efficiency is expected to be close to 100% for very small load current (negligible charge transfer losses) at α = 0 (ideal capacitors). The output voltage ripple can be obtained by finding the high-frequency output capacitance of the CP during φ 1 or φ 2 , which can be expressed as
where C 1 = 2C. Equations (22) and (23) can be solved to obtain C OUT . The output voltage ripple for a load capacitor C L and an average load current I OUT is expressed as 
IV. IMPROVED CP
It is noted from the previous analysis that the open-circuit output voltage of the proposed CP dramatically drops with the presence of the parasitic capacitance from pumping nodes to ground. To explain this effect with some handwaving analysis, let us have a closer look at the pumping capacitor connections in Fig. 4 . We note that, for example, in φ 1 , charge sharing occurs between capacitors C iBS and C (i+1)AS , for i = 2, 3, . . . , N − 1. Assuming an ideal voltage level at the ith stage, C iBS is charged to iV IN and C (i+1)AS is charged to (i + 2)V IN during φ 2 . After charge sharing in φ 1 , C iBS is charged and C (i+1)AS to the same voltage level (i + 1)V IN . No extra charge is needed in this presumed condition to charge or discharge the parasitic capacitors. However, capacitor C 1BS is discharged to ground during φ 2 and is charged to V IN during φ 1 . The extra charge obviously comes from the input voltage, which will affect power efficiency, but should have no effect on open-circuit voltage gain. Finally, capacitor C NBS is ideally charged to (N − 1)V IN during φ 2 and is charged to NV IN during φ 1 . The extra charge comes from the output node, which results in dramatic degradation in the output voltage. To estimate the amount of this voltage loss, assume that the floating capacitance C = 50 pF. At a clock frequency of 1 MHz, 4% parasitic capacitance, and V IN = 5 V, the average current dissipated by C NA and C NB is 20 μA. For N = 10, (16) gives R OUT = 1.58 MΩ and the output voltage drops by approximately 31.6 V, 57% from its ideal value of 55 V.
The above qualitative analysis suggests that, in order to prevent degradation of the open-circuit voltage gain in the presence of the parasitic capacitance of pumping capacitors, capacitors C NB and C NA (implemented using poly0-poly1 layers) are shielded at the bottom by an n-well layer. The shield layer is connected to the clock signal with the same polarity of the capacitor top-plate signal [38] . Therefore, the shield layer of C NB is connected to the CLK signal, whereas the shield of C NA is connected to the CLKb signal. Fig. 8 shows the improved pumping capacitor connections in φ 1 and φ 2 .
Equations (8) and (10) remain unchanged, whereas (9) is modified as follows:
Hence, the output voltage becomes
While R OUT is unaffected by this modification, A V is significantly improved. Fig. 9 shows the normalized voltage gain of the improved CP versus the number of stages. With the assumption that the parasitic capacitance values at the pumping nodes are only due to the bottom-plate capacitance values of the pumping capacitors, the normalized voltage gain in Fig. 9 is equal to the ideal gain in (4). However, other parasitic capacitance values (e.g., drain, source, and gate capacitance values of MOS devices, wiring parasitics, etc.) are not considered in the above equations. If these capacitance values are to be considered, voltage gain equation (15) can be used by replacing α with the ratio of the remaining parasitic capacitance values (not including the bottom-plate parasitic capacitance of the pumping capacitors) to the value of the pumping capacitors. This modified value of α can be made arbitrarily small by increasing the size of the pumping capacitors with respect to the size of the MOS switches.
Startup transient of the SCCP-OS is shown in Fig. 10 .
V. MEASUREMENT RESULTS
The two proposed CP circuits (i.e., SCCP-DCS and SCCP-OS) based on the improvement suggested in Section IV were fabricated in 0.6-μm CMOS technology from XFAB. The technology provides high-voltage pMOS transistors with a minimum drain-substrate punchthrough voltage of 70 V and a typical threshold voltage of −0.97 V. Fig. 11 shows the die photo of the fabricated chip. Areas of the 18-stage SCCP-DCS and the 14-stage SCCP-OS are 2.42 and 2.86 mm 2 , respectively. Moreover, 50-pF pumping capacitors were used for both CPs, and 10-pF capacitors were used for the clock level shifters of the SCCP-OS.
First, we present the measurement results of the 14-stage SCCP-OS. The first stage of the CP is designed with five times large pumping capacitance values (250 pF) than the following stages in order to drive the rest of the 13 stages, including the clock shifters. The output voltage of the SCCP-OS versus the load current for different values of the input voltage is shown To measure the output ripples of the proposed CPs, we must not connect the CP output directly to the oscilloscope because it will be overloaded with its 1-MΩ input impedance. Instead, the output voltage is attenuated by a factor of 5 with a 100-MΩ resistor divider then buffered with an external unitygain buffer with high input impedance. The buffer output ripples of the SCCP_OS case are shown in Fig. 16 . The ripples' peak-to-peak magnitude is 200 mV, which indicates 1-V ripples at the SCCP_OS output. The ripples' peak-to-peak magnitude of the attenuated SCCP_DCS output is 100 mV, as shown in Fig. 17 , indicating 500-mV ripples at the CP output . It is important to note that no smoothing capacitors were used at the output of the CPs. If external smoothing capacitors are used, the ripples' magnitude will be significantly reduced.
The proposed CP is compared with high-voltage CPs previously reported in the literature in Table I . It is evident that the proposed architecture offers the highest output voltage in a CMOS technology.
VI. CONCLUSION
In this paper, two high-voltage CP circuits have been designed and fabricated. A special clocking scheme has been used to limit the maximum voltage across the pumping capacitors and hence allows using a low-voltage capacitor. The two CPs were fabricated in XFAB 0.6-μm CMOS technology. Measurements show that the two CPs generated 42.8-and 51-V outputs while keeping the maximum voltage across the pumping capacitors below 6 V. Compared with high-voltage CPs in the literature, these two CPs generate the highest output voltages.
